Rugged Computer Boards and Systems for
Harsh, Mobile and Mission-Critical Environments

Home > Products > I/O by Function > Fieldbuses > P599

CompactPCI

CompactPCI Serial/PlusIO

VMEbus

Computer-On-Modules (COM)

Networks & Connectivity

Box & Display Computers

Pages related to P599

Compare mezzanine functions on PMC/XMC and PC-MIP

Collect your favorite products in My MEN!

P599 - FPGA-based USM™ Main PMC

Overview
Technical Data
Ordering Information
Downloads

Log in to add P599 to My MEN or to view your favorites

Gallery

P599 configuration example (without USM Universal Submodule)

Diagram

Main Features

Main PMC for USM™ Universal Submodules
1 USM™ slot
1 FPGA 33,216 LE (for user-defined I/O and Nios® soft core)
32 MB DDR2 SDRAM
2 MB Flash
-40 to +85°C with qualified components

Description Open

USM™ Universal Submodules make PMC modules more flexible than ever. The main PMC P599 gets its specific function through the IP cores implemented inside its onboard FPGA. This function can be changed at any time through implementation of different IP cores. The corresponding line drivers are realized on the USM™ which is simply plugged on the P599.

(continued)

Technical Data Open

Functionality

User-defined through FPGA

(continued)

Line drivers and/or additional hardware implemented on USM™ Universal Submodule (not included)

Memory

32MB SDRAM memory
• Soldered
• DDR2
• 132MHz memory bus frequency
• FPGA-controlled

2MB non-volatile Flash
• For FPGA data and Nios® firmware
• FPGA-controlled

FPGA

Standard factory FPGA configuration:
• Main bus interface
• Altera® SOPC Unit incl. Nios® II/f soft processor, GPIO, UART and DDR2 SDRAM control
• Wishbone-to-Avalon®/Avalon®-to-Wishbone bridges
• Chameleon Table V2
• Interrupt controller, SMBus controller
• PCI to Wishbone bridge, ID EEPROM emulation
• 16Z045_FLASH - Flash interface
• 16Z034_GPIO - GPIO controllers (2 IP cores, for onboard LEDs and 8-bit I/O)

The FPGA offers the possibility to add customized I/O functionality. See FPGA.

USM™ Slot

One slot for a standard USM™ module

For implementation of line drivers and/or additional hardware

Miscellaneous

Eight front-panel LEDs, FPGA-controlled

I²C interface to detect the USM™ module

PMC Characteristics (PCI)

Compliant with PCI Specification 2.2

32-bit/33-MHz, 3.3V V(I/O)

Target

Peripheral Connections

Via front panel on a shielded 50-pin HP D-Sub SCSI 2 receptacle connector

Electrical Specifications

Isolation voltage:
• Voltage depends on implementation and signal routing of USM™

Supply voltage/power consumption:
• +5V (-3%/+5%), FPGA idle / US0 plugged: 83mA, memory test / US0 plugged: 109mA
• +3.3V (-5%/+5%), FPGA idle / US0 plugged: 74mA, memory test / US0 plugged: 82mA

MTBF: 669,963h @ 40°C according to IEC/TR 62380 (RDF 2000)

Mechanical Specifications

Dimensions: conforming to IEEE 1386.1

Weight: 65g (w/o USM™ module)

Environmental Specifications

Temperature range (operation):
• -40..+85°C (qualified components)
• Airflow: min. 10m³/h

Temperature range (storage): -40..+85°C

Relative humidity (operation): max. 95% non-condensing

Relative humidity (storage): max. 95% non-condensing

Altitude: -300m to + 3,000m

Shock: 15g/11ms

Bump: 10g/16ms

Vibration (sinusoidal): 2g/10..150Hz

Conformal coating on request

Safety

PCB manufactured with a flammability rating of 94V-0 by UL recognized manufacturers

EMC

Tested according to EN 55022 (radio disturbance), IEC1000-4-2 (ESD) and IEC1000-4-4 (burst)

Software Support

Nios® sample design for Quartus® II development tools

Flash update tools for Windows®, Linux, VxWorks®

Driver software depending on implemented FPGA functions

For more information on supported operating system versions and drivers see Software.

FPGA

This product offers the possibility to add customized I/O functionality in FPGA.

(continued)

Flexible Configuration

Customized I/O functions can be added to the FPGA.

It depends on the board type, pin counts and number of logic elements which IP cores make sense and/or can be implemented. Please contact MEN for information on feasibility.

You can find more information on our web page "User I/O in FPGA"

FPGA Capabilities

FPGA Altera® Cyclone® II EP2C35
• 33,216 logic elements
• 483,840 total RAM bits
• Supports Nios® II soft processor

Connection
• Functions can be linked to Wishbone or Avalon® bus
• Available pin count: 46 pins (FPGA to USM™)
• Functions available via USM™ at front I/O connector

MEN offers an FPGA Development Package as well as Flash update tools for different operating systems.

MEN IP Cores

MEN offers a large number of standard IP cores.

Examples:
• IDE (e.g. PIO mode 0, UDMA mode 5)
• UARTs
• CAN bus
• Display control
• Fast Ethernet (10/100Base-T)
• ...

For IP cores developed by MEN please refer to our IP core overview.
• IP Core compare chart (PDF)

MEN also offers development of new (customized) IP cores.

Third-Party IP Cores

Third-party IP cores can also be used in combination with MEN IP cores.

Examples:
• www.altera.com
• www.opencores.org

FPGA Design Environment

Altera® offers free download of Quartus® II Web Edition
• Complete environment for FPGA and CPLD design
• Includes schematic- and text-based design entry
• Integrated VHDL and Verilog HDL synthesis and support for third-party synthesis software
• SOPC Builder system generation software
• Place-and-route, verification, and programming

Altera® Quartus® II Web Edition FPGA design tool

Standard P599 Models Open

Article No.	Description	More
15P599-00	USM™ main PMC, -40..85°C with qualified components	Photo

Miscellaneous Accessories Open

Article No.	Description
05P599-00	PMC/M-Module™ cable, 2m, with 50-pin HP D-Sub 50 M both sides, 0..+60°C
08US00-00	Universal Submodule for prototyping, -40..+85°C qualified

Software

Article No.	Description	More
FPGA
16P599-00	Nios® PMC USM™ FPGA Development Package (MEN) (without Altera® Quartus® II) (license included in PMC USM™ FPGA Development Kit)	Download Details
OS independent
To use MDIS™ low-level drivers, you also need one of the MDIS4™ or MDIS5™ system packages available for Linux, VxWorks®, QNX® or OS-9® (MDIS™ = MEN Driver Interface System).
13Z017-06	MDIS5™ low-level driver sources (MEN) for 16Z034_GPIO and 16Z037_GPIO Requires an MDIS4™/2004 or MDIS5™ system package	Download Details
Linux
This product is designed to work under Linux. See below for potentially available separate software packages from MEN.
13Z100-91	Linux FPGA update tool (MEN)	Download Details
Windows
This product is designed to work under Windows®. See below for potentially available separate software packages from MEN.
13P599-77	Windows® Installset (MEN) for P599, P598 and PMC USM™ FPGA development kit Includes all free drivers developed by MEN for the supported hardware.	Download w/o System Package Download with System Package Details
13Z100-70	Windows® FPGA update tool (MEN)	Download Details
VxWorks
This product is designed to work under VxWorks®. For details regarding supported/unsupported board functions please refer to the corresponding software data sheets.
13Z100-60	VxWorks® FPGA update tool (MEN)	Download Details
QNX
This product is designed to work under QNX®. For details regarding supported/unsupported board functions please refer to the corresponding software data sheets.
13Z100-40	QNX® FPGA update tool (MEN)	Download Details

Documentation Open

Article No.	Description	More
15P599-DS	P599 Data Sheet (PDF)	Download
20P599-00	P599 User Manual (PDF)	Download
20US00-00	USM™ Specification (PDF)	Download
21M199-00	P599/M199 Programmer's Guide (PDF)	Download