P506 Quad CAN Bus Interface PMC P507 Quad RS422/485 Interface PMC P511 Dual Fast Ethernet PMC P512 Reflective Memory PMC P517 Graphics Accelerator PMC P518 Frame Buffer Interface PMC P598 Conduction-Cooled USM Main PMC P599 USM Main PMC

Mezzanine I/O  \   PMC   \  P511

P511 - Dual Fast Ethernet PMC

• 2 full-duplex or half-duplex channels
• 10Base-T and 100Base-TX physical layer
• MAC layer realized in FPGA
• Local or external data buffer
• 6 additional GPIOs
• Fully integrated to comply with IEEE802.3
• 1500 VAC isolation voltage
• -40 to +85°C with qualified components
• 32-bit/33-MHz PMC
• PMC based on USM™ concept
• Individual FPGA configuration

PDF version
of this data sheet

Please refer to our PMC/XMC and PC-MIP® compare chart for a selection of mezzanine functions.
» View compare chart

Overview  \  Diagram  \  Description  \  Technical Data  \  Configuration & Options  \  FPGA  \  Ordering Information  \  Software  \  Accessories  \  Documentation