

# F50P/F50C Interface Configuration Matrix

Depending on the functions implemented with or without an onboard FPGA (i.e. I/O pins used) and front and rear I/O requirements, the following combinations are possible. The functions that can be implemented inside the FPGA depend on their respective IP core resources with regard to the FPGA capacity (33,520 LEs). Available standard configurations are highlighted in **bold blue** in the tables.

## F50P

<b>FPGA I/O pins</b>	<b>(No FPGA)</b>				<b>23</b>	<b>34</b>	<b>45</b>	<b>56</b>	<b>27</b>	<b>38</b>	<b>49</b>	<b>60</b>	<b>31</b>	<b>42</b>	<b>53</b>	<b>64</b>
<b>Front I/O</b>	<b>No VGA</b>				VGA (routed to FPGA)											
	<b>2 USB</b>	2 USB			2 USB											
<b>Rear I/O</b>	<b>2 ETH</b>	2 ETH	1 ETH	-	-	1 ETH	2 ETH	-	-	1 ETH	2 ETH	-	-	1 ETH	2 ETH	-
		1 ETH	2 ETH	3 ETH	3 ETH	2 ETH	1 ETH	-	3 ETH	2 ETH	1 ETH	-	3 ETH	2 ETH	1 ETH	-
	<b>2 SATA</b>	2 SATA	2 SATA	2 SATA	2 SATA	2 SATA	2 SATA	2 SATA	1 SATA	1 SATA	1 SATA	1 SATA	-	-	-	-
	<b>4 USB</b>	4 USB			4 USB											
<b>Form factor</b>	<b>8/12 HP</b>	8/12 HP			12 HP											

The standard configuration is compatible with the PICMG 2.30 CompactPCI PlusIO specification.

All rear I/O Ethernet interfaces include 2 LED signals each. These could also be used for other FPGA functions instead, if no LEDs and more I/O pins are needed.

## F50C

<b>FPGA I/O pins</b>	<b>(No FPGA)</b>	<b>23</b>	<b>34</b>	<b>45</b>	<b>56</b>	<b>27</b>	<b>38</b>	<b>49</b>	<b>60</b>	<b>31</b>	<b>42</b>	<b>53</b>	<b>64</b>
<b>Front I/O</b>	<b>1 UART-to-USB (client) (service port)</b>												
<b>Rear I/O</b>	3 ETH	3 ETH	<b>2 ETH</b>	1 ETH	-	3 ETH	2 ETH	1 ETH	-	3 ETH	2 ETH	1 ETH	-
	2 SATA	2 SATA	<b>2 SATA</b>	2 SATA	2 SATA	1 SATA	1 SATA	1 SATA	1 SATA	-	-	-	-
	<b>4 USB</b>												
<b>Form factor</b>	<b>9 HP</b>												

All rear I/O Ethernet interfaces include 2 LED signals each. These could also be used for other FPGA functions instead, if no LEDs and more I/O pins are needed.