Log in/Register News & Media | Downloads | Corporate | Careers | Contact Request
+49 911 99 33 5-0
info@men.de

16Z055_HDLC - Single-Channel HDLC Controller

FPGA IP Core

The HDLC Controller is a single-channel HDLC controller IP core with wishbone interface.

Download data sheet

Main Features

  • FPGA IP Core
  • One HDLC channel
  • Baud rate range from 9600 bit/s up to 1 Mbit/s
  • Wishbone bus interface
16Z055_HDLC Product Image

Technical Data

Size
  • Logic elements (Altera Cyclone device family): 1050 typ.
  • Pin count: 6
  • RAM: 16 x 4096 bits
System-Bus Interface
  • Wishbone bus interface compliant with Wishbone Specification B.3
  • 32-bit data transfer, 33MHz bus frequency
  • Supported Wishbone bus cycles
    • Single read/write
HDLC Functionality
  • One HDLC channel
  • Alternating buffer for data storage (2 kB default memory size)
  • Baud rate range 9600 bit/s up to 1 Mbit/s
  • Full duplex mode
  • Handshake (RTS, CTS, DTR and DSR support in software flow control)
  • CRC: CCITT (x^16 + x^12 + x^5 + 1)
  • Coding: Manchester or NRZI-Manchester

Software

Linux
13Z055-90

Linux native driver (MEN) for 16Z055_HDLC with TCP/PPP support

QNX
13Z055-40

QNX native driver (MEN) for 16Z055_HDLC

Documentation

Contact Request! Use this form to get the fastest possible reply.
Please make sure to fill out the complete form, so we can provide quick and specific support.
Your request will be sent to our sales team.

Your information will not be shared!

* required fields

Your Request

Your Contact Data

Please type in the letters and/or numbers that you see in the image on the left (case-sensitive).