Log in/Register News & Media | Downloads | Corporate | Careers | Contact Request
+49 911 99 33 5-0
info@men.de

16Z087_ETH - Ethernet MAC Interface

FPGA IP Core

The 16Z087_ETH is an Ethernet MAC IP core which allows communication between an external physical Ethernet chip and a host application.

Download data sheet

Main Features

  • FPGA IP Core
  • 10/100Base-T Ethernet support
  • MAC layer functions
16Z087_ETH Product Image

Technical Data

Size
  • Logic elements (Altera Cyclone device family): 3400 typ.
  • Pin count min.: 14 (without half duplex and error signal)
  • Pin count typ.: 18
  • RAM: 9 x M4K (Cyclone I and II) or 5 x M9K (Cyclone III)
System-Bus Interface
  • Wishbone bus interface compliant with Wishbone Specification B.3
  • 32-bit data transfer, up to 125 MHz bus frequency
  • Supported Wishbone bus cycles (master)
    • Single read/write
    • Burst read/write
  • Supported Wishbone bus cycles (slave)
    • Single read/write
Ethernet Functionality
  • 10Base-T, 100Base-T, 100Base-TX
  • MAC layer functions
  • Half duplex / full duplex
  • Flow control according to IEEE 802.3x
  • 64 transmit and 64 receive buffers

Software

Linux
13Z077-90

Linux native driver (MEN) for 16Z077_ETH and 16Z087_ETH

Windows
13Z087-70

Windows native driver (MEN) for 16Z087_ETH (Ethernet controller)

QNX
13Z087-40

QNX native driver (MEN) for 16Z087_ETH

Contact Request! Use this form to get the fastest possible reply.
Please make sure to fill out the complete form, so we can provide quick and specific support.
Your request will be sent to our sales team.

Your information will not be shared!

* required fields

Your Request

Your Contact Data

Please type in the letters and/or numbers that you see in the image on the left (case-sensitive).