Log in/Register News & Media | Downloads | Corporate | Careers | Contact Request
+49 911 99 33 5-0
info@men.de

16Z058_SRAM - SRAM over SPI Interface

FPGA IP Core

The SRAM over SPI Interface is a normal indirectly addressable memory interface on the Wishbone bus side and connects to the SRAM via an SPI interface.

Download data sheet

Main Features

  • FPGA IP Core
  • SRAM accessed via SPI
  • Wishbone bus interface
16Z058_SRAM Product Image

Technical Data

Size
  • Logic elements (Altera Cyclone device family): 245 typ.
  • Pin count: 4
System-Bus Interface
  • Wishbone bus interface compliant with Wishbone Specification B.3
  • 32-bit data transfer, 33MHz bus frequency
  • Supported Wishbone bus cycles
    • Single read/write
  • Indirect addressing
Functionality
  • SRAM over SPI interface
  • Clock reads and writes
  • Automatic address incrementation on multiple read or write cycles

Ordering Information

Documentation

Contact Request! Use this form to get the fastest possible reply.
Please make sure to fill out the complete form, so we can provide quick and specific support.
Your request will be sent to our sales team.

Your information will not be shared!

* required fields

Your Request

Your Contact Data

Please type in the letters and/or numbers that you see in the image on the left (case-sensitive).