Log in/Register News & Media | Downloads | Corporate | Careers | Contact Request
+49 911 99 33 5-0
info@men.de

16Z069_RST - Reset Controller

FPGA IP Core

The reset controller provides a power up reset output and is therefore intended to be used in every FPGA design.

Download data sheet

Main Features

  • FPGA IP Core
  • Suited for every FPGA design
  • Wishbone bus interface
16Z069_RST Product Image

Technical Data

Size
  • Logic elements (Altera Cyclone device family): 204 typ.
  • Pin count: depends on number of external resets
System-Bus Interface
  • Wishbone bus interface compliant with Wishbone Specification B.3
  • 32-bit data transfer, up to 66MHz bus frequency
  • Supported Wishbone bus cycles
    • Single read/write
  • Avalon bus interface compliant with Avalon Bus Specification
  • 32-bit data transfer, up to 66MHz bus frequency
  • Supported Avalon bus cycles
    • Single read/write
Functionality
  • Reset Inputs/Outputs
    • Up to 24 reset inputs (32 for revisions 6 and earlier)
    • 8 dedicated inputs for PLL lock signals (revisions 7 and later, optionally used as reset inputs)
    • One reset controller reset output (generated using the reset inputs)
    • One power up reset output
    • One watchdog controlled reset output
    • One PLL lock lost output
  • Clock Outputs
    • One 500 Hz clock
    • One 64 kHz clock
  • Clock Inputs
    • One clock from a crystal oscillator for the PLL lock monitor

Ordering Information

Contact Request! Use this form to get the fastest possible reply.
Please make sure to fill out the complete form, so we can provide quick and specific support.
Your request will be sent to our sales team.

Your information will not be shared!

* required fields

Your Request

Your Contact Data

Please type in the letters and/or numbers that you see in the image on the left (case-sensitive).